Split the obs_o pins at occamy_chip and occamy_xilinx #88
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
rgantonio
approved these changes
Nov 25, 2024
IveanEx
requested changes
Nov 25, 2024
|
This PR will be addressed in #93, with the verification on FPGA. So, I will close this PR. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR splits the customized
obs_t obs_ooutput at the occamy_chip and occamy_xilinx level to accommodate the requirements for the FPGA port definition.The
obs_t obs_ois splited tologic [7:0] obs_0_o obs_0_o, obs_1_o, obs_2_o,obs_3_o.obs_numparameter in the tpl file and the python generator file.obs_pin_widthparameter in the tpl file and the python generator file.I will also change the hemaia_top_chip to accommodate this change.